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Accumulation Gate Capacitance of MOS Devices
With Ultrathin High-κ Gate Dielectrics:
Modeling and Characterization
Ahmad Ehteshamul Islam and Anisul Haque, Member, IEEE
Abstract—A quantum–mechanical (QM) model is presented for
accumulation gate capacitance of MOS structures with high-κ
gate dielectrics. The model incorporates effects due to penetration
of wave functions of accumulation carriers into the gate dielectric.
Excellent agreement is obtained between simulation and experi-
mental C–V data. It is found that the slope of the C–V curves
in weak and moderate accumulation as well as gate capacitance
in strong accumulation varies from one dielectric material to
another. Inclusion of penetration effect is essential to accurately
describe this behavior. The physically based calculation shows
that the relationship between the accumulation semiconductor
capacitance and Si surface potential may be approximated by a
linear function in moderate accumulation. Using this relationship,
a simple technique to extract dielectric capacitance for high-κ gate
dielectrics is proposed. The accuracy of the technique is verified
by successfully applying the method to a number of different
simulated and experimental C–V characteristics. The proposed
technique is also compared with another method available in the
literature. The improvements made in the proposed technique by
properly incorporating QM and other physical effects are clearly
demonstrated.
Index Terms—High-κ dielectric, MOS capacitors, parameter
extraction, quantum–mechanical (QM) modeling.
I. INTRODUCTION
THE CONTINUOUS scaling of MOSFETs, as outlined inthe International Technology Roadmap for Semiconduc-
tors (ITRS) [1], requires that SiO2 should be replaced by high-κ
dielectric materials as gate insulators to avoid excessive direct
tunneling gate current and reliability problems. Significant
advances have been made in recent years in realizing MOS
devices with good quality high-κ gate dielectric materials. A
review of this topic may be found in [2].
Modeling and characterization of MOSFETs with ultrathin
high-κ gate dielectrics are nontrivial because of the variation
of the potential barrier height φb at the dielectric–Si inter-
face and the dielectric constant εdi from one dielectric to
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another. Higher density of interface traps further complicates
the problem. Gate capacitance Cg of these devices is influenced
by quantum–mechanical (QM) effects under large gate bias
voltage for both accumulation and inversion conditions. Wave
function penetration into the gate dielectric causes a shift in the
semiconductor charge centroid resulting in an increase in cal-
culated Cg . A number of studies have investigated penetration
effect in MOS structures with SiO2 gate dielectric [3]–[8]. On
the other hand, few works have been done to study penetration
effect in devices with high-κ gate dielectrics, although this
effect is expected to be more severe in such devices due to
lower values of φb. Hakim and Haque have calculated Cg of
MOSFETs with high-κ gate dielectric layers in inversion condi-
tion [9]. It is shown that for the same equivalent oxide thickness
(EOT),Cg varies significantly with gate dielectric materials due
to variations in φb and εdi. Here, EOT is defined as the scaled (to
SiO2) physical width of the high-κ dielectric layer, i.e., EOT =
εSiO2Tdi/εdi, where Tdi is the thickness of dielectric layer.
Gate capacitance of MOSFETs under accumulation con-
dition is important from characterization point of view.
Suñé et al. [7] have proposed a QM accumulation region
model of MOS transistors with SiO2 gate dielectric using a
quantum box, considering the contribution from both bound
and extended states and taking into account the effect of wave
function penetration. The effectiveness of the model to simulate
devices with high-κ gate dielectrics has not been investigated.
Chim et al. [8] have proposed a model to calculate accumula-
tion gate capacitance for SiO2 considering penetration effect.
However, they have approximated the potential profile by an
exponential function and have neglected the extended states.
Such assumptions are known to be not always justified [7],
[10]. As such, this model is not expected to match experi-
mental data accurately, especially for devices with high-κ gate
dielectrics.
It is well known [11], [12] that existing semiclassical meth-
ods to extract oxide (dielectric) capacitance from experimental
C–V data (for example, [13], [14]) do not work well for devices
with ultrathin high-κ gate dielectrics, or even for ultrathin
SiO2 layer. It is therefore not uncommon to extract Tdi or the
dielectric capacitance Cdi by matching simulated C–V with
measured data using Tdi as a fitting parameter [15], [16]. This
method is prone to error due to the simplifying assumptions
invoked in the simulator (such as lack of self-consistency,
consideration of a small number of eigenstates, neglecting wave
function penetration, etc.). Inasmuch as accurate simulators
0018-9383/$20.00 © 2006 IEEE
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are usually computationally intensive and determination of
Cdi involves several runs, such approaches need significant
computational time. In addition, the number of fitting para-
meters increases when this technique is applied to high-κ
materials. Kar has recently proposed a technique to extract Cdi
and some other parameters from measured accumulation C–V
for MOS capacitance of ultrathin high-κ gate dielectric [11],
[12]. This method is simple, easy to use, and does not need any
simulation. The central assumption of this method, that the ac-
cumulation semiconductor capacitance Cacc is an exponential
function of Si surface potential φs, was used without providing
any justification. For this reason, the accuracy of this method
could not be verified.
In this paper, we present a model for accumulation gate
capacitance of MOS structures with ultrathin high-κ gate di-
electrics. The model is based on the self-consistent solution of
one-dimensional (1-D) Schrödinger’s and Poisson’s equations
including wave function penetration. The accuracy of the pro-
posed model is verified by comparing its results to those of
another C–V simulator and with published experimental data.
The model is used to obtain a physically based relationship
between Cacc and φs. Based on this relationship, we propose
a simple technique to characterize Cdi from measured C–V
data. The validity of this technique is confirmed from simulated
results and by applying the technique successfully to different
published experimental C–V curves.
II. MODELING
A. Theory
Our model presented in this section is valid for both n- and
p-type substrates using any dielectric stack with metal or poly-
Si gate. Electronic states of a MOS accumulation layer is calcu-
lated via self-consistent solution of coupled 1-D Schrödinger’s
and Poisson’s equations within the effective mass approxima-
tion. In principle, valence band structures are nonparabolic, and
one should use multiband Schrödinger’s equation to determine
hole states. However, such a scheme within the self-consistent
loop is computationally prohibitive. On the other hand, it has
been shown that the calculated C–V , even for holes, is not
sensitive to the complicated valence band structure, and the
simple single-band equation with bulk values of the effective
masses accurately describes the capacitance [6].
1-D Schrödinger’s equation is solved using a technique based
on the Green’s function formalism with transmission line anal-
ogy [3]. The carrier density in bound states Nij , associated
with the jth subband in the ith valley, is calculated using the
procedure of Haque and Kauser [6]. Our model is capable of
considering any value or energy (or bias) dependent function
for carrier effective mass within the dielectric region mdi.
Carriers in the three-dimensional (3-D) extended states are
taken into account semiclassically using Fermi–Dirac statistics
and parabolic density-of-states [17]. The total charge density at
any position z (z is normal to the Si–dielectric interface) for a
pMOS is expressed as
ρ(z) = eN+D (z) − eNacc (1)
Fig. 1. Cg versus Vg curve for an Al/SiO2/p-Si MOS structure with two
different doping densities operating in accumulation region, with and without








Nij |ψij(z)|2 +Ncl(z) (2)
where N+D (z) is the distribution of ionized donors, ψij(z)
is the electron wave function, and Ncl(z) is the semiclas-
sical distribution of carriers in the extended states. ρ(z) is
used to solve the Poisson’s equation in the combined oxide–
semiconductor regions using finite-difference method with
nonuniform mesh size. Nonuniformity of mesh size has been
incorporated in the model exactly without using any approxi-
mation. Once the self-consistent loop converges, Cacc and Cg
are calculated from the basic definitions Cacc = e∂Nacc/∂φs
and Cg = e∂Nacc/∂Vg .
B. Results
The results of our self-consistent calculations are presented
here. All calculations are performed at room temperature. It
has been shown that Cg is only weakly dependent on mdi
under inversion bias [9]. Our numerical calculation has shown
that under accumulation bias, Cg is even less sensitive to mdi.
Therefore, we have used a constant value of mdi = 0.5m0 in
our numerical calculations. This eliminates mdi as a fitting
parameter without sacrificing accuracy. Fig. 1 shows calculated
Cg as a function of gate voltage Vg for the following MOS
structure: Al/SiO2/p-Si with Tdi = 1 nm. In Fig. 1(a), acceptor
doping density NA = 5 × 1015 cm−3, and in Fig. 1(b), NA =
5 × 1017 cm−3. Work function for Al is considered to be 4.1 eV,
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Fig. 2. Simulated Cg versus Vg curves for four different MOS structures
along with experimental data. (a) “Triangles” represent Al/Y–O–Si/p-Si de-
vice and “squares” represent Al/Y–O–Si/n-Si device [19]. (b) “Squares”
represent TaN/(nitrided)ZrO2/IL/p-Si device and “circles” represent TaN/
(nonnitrided)ZrO2/IL/p-Si device [20].
whereas φb is taken as 4.58 eV for holes. Results calculated
using open boundary condition (BC), including wave function
penetration, as well as closed BC, neglecting wave function
penetration, are presented. For the sake of comparison, we also
include the results of a popular QM C–V simulator (QMCV
from the University of California, Berkeley (UCB) [18]) that
neglects wave function penetration. It is observed that our
results for both doping densities, calculated using closed BC,
are identical to that of QMCV, and, as expected, Cg is higher
when open BC is used.
Next, we compare our calculated C–V with published exper-
imental data in Fig. 2. Four different MOS structures are chosen
from [19] and [20]. The structures used in our simulation are
described in Table I. For all the devices, thickness values are
taken from the TEM images provided in the references. In case
of Fig. 2(a), the values of εdi used are the same as suggested
in [19], but for devices of Fig. 2(b), εdi of ZrO2 is chosen
the same as the value reported in [2] instead of that in [20].
QM effects have not been considered in [20] in extracting εdi,
which may have resulted in an underestimation of εdi. For the
same reason, we also choose a somewhat higher value of εdi for
the interfacial layers (IL) than that reported in [20]. The value
of φb in Fig. 2(b) is unknown as it represents the barrier height
at the IL–Si interface. Therefore, to simulate these devices, we
have treated φb as a fitting parameter. It may be mentioned that
any error in Tdi value obtained from TEM image may lead to an
altered value of εdi. The fitted value of φb should be indepen-
dent of this error as the slope of the C–V curve is much more
sensitive to φb than to Tdi/εdi. Results for the best matched
TABLE I
PARAMETERS USED IN THE CALCULATIONS OF FIG. 2
conditions are shown in Fig. 2. Excellent agreement between
model and measurement has been achieved for both nMOS
and pMOS devices, except for low accumulation bias. The
mismatch for low accumulation bias may be attributed to
the presence of interface traps. It should be pointed out that
the φb values that we have chosen for the two IL (nitrided and
nonnitrided) in Fig. 2(b) are lower than the known values of
φb for ZrO2 [2]. An important observation in Fig. 2 is that the
slopes of the C–V curves in strong accumulation are different
for different high-κ dielectric materials. As will be seen in the
next section, this slope plays a critical role in extracting Cdi.
We have verified that the difference in the slope is caused by,
in addition to different EOT, different values of φb for different
dielectric materials. Inasmuch as QM modeling with closed BC
inherently assumes that φb → ∞, such models cannot incor-
porate any effect of variation of φb. It is therefore essential to
consider wave function penetration through using open BC for
accurately simulating accumulation gate capacitance of MOS
structures with different high-κ dielectric materials.
To investigate the effect of φb on Cg further, we con-
sider three hypothetical MOS structures with Ta2O5(φb =
1.88 eV, εdi = 26), HfO2 (φb = 3.08 eV, εdi = 25), and
SiO2(φb = 4.58 eV, εdi = 3.9) gate dielectrics, respectively.
The dielectric properties of these devices are taken from [2]. All
three devices have EOT = 1 nm. If modeled using closed BC,
all three devices would be represented by identicalC–V curves.
However, Fig. 3 shows that Cg is different for all three devices.
Not only the value of Cg increases in strong accumulation
with decreasing φb but also the slope of C–V curve increases
in weak and moderate accumulation with decreasing φb. The
dependence of the C–V curve on φb can be best explained
in terms of Cacc versus φs curve. Fig. 4 shows the calculated
Cacc versus φs curves for the nitrited ZrO2 device studied in
Fig. 2(b). Results obtained from three different models, namely,
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Fig. 3. Effect of φb on Cg−Vg characteristics for three different nMOS
structures as described in the text.
Fig. 4. Cacc versus φs calculated for nitrited ZrO2 dielectric (EOT = 1 nm)
using three different models.
QM with open BC, QM with closed BC, and semiclassical
(charge sheet model), are presented. Significant differences
among the three calculations are observed. The semiclassical
Cacc shows an exponential dependence on φs. This is a con-
sequence of neglecting the nonzero value of the accumulation
charge centroid due to quantization. Quantization makes the
QM Cacc much smaller. As the accumulation charge centroid
shifts toward the Si–dielectric interface in the presence of wave
function penetration, QM calculation with open BC results
in a higher Cacc than that calculated with closed BC. Fig. 5
shows Cacc versus φs for the three devices considered in Fig. 3,
calculated with QM model using open BC. The properties of
these curves will be discussed in detail in the next section.
Here, we observe that for a given φs in moderate and strong
accumulation, the value of Cacc, as well as the slope of Cacc
versus φs curve, increases with decreasing φb. This is due to
the fact that a lower φb allows greater penetration of the wave
function into the gate dielectric, thus reducing the value of
the accumulation charge centroid in Si. As Cg is the series
combination of Cacc and Cdi, an increase in the value of Cacc
and slope ofCacc versus φs curve also increases the value ofCg
and slope of C–V curve. We have also considered Cacc versus
φs curves for different dielectric materials with different doping
densities between 1015 and 1018 cm−3. The trend has always
been found the same.
Fig. 5. Cacc versus φs for the three devices considered in Fig. 3. The three
accumulation regions are also indicated.
III. CHARACTERIZATION OF Cdi
A. Theory
As mentioned in Section I, several techniques are available
to extract Cdi of MOS structures. The semiclassical techniques
[13], [14] are not applicable to devices in which strong QM
effects are present. The limitations of the curve fitting method
have also been discussed in Section I. The method proposed
by Kar [11], [12] is similar to the semiclassical techniques in
terms of its simplicity, and it claims to include QM effects
and the effects of interface traps. However, no justification
was provided for its central assumption that both Cacc and
interface trap capacitance Cit are exponential functions of φs in
strong accumulation with the same exponent. Our calculations
in Figs. 4 and 5 reveal that the exponential assumption of
Kar [11], [12] implies neglecting QM effects. In a QM model,
Cacc exponentially depends on φs only in weak accumulation.
As accumulation becomes stronger, Cacc first becomes linear,
and then, it turns sublinear. Physical origin of such depen-
dence of Cacc on φs will be discussed elsewhere. As Kar’s
semiclassical exponential approximation greatly overestimates
Cacc (as observed in Fig. 4), it is suspected that this model
would underestimate Cdi when extracted from experimental
C–V characteristics.
We identify three separate regions in Cacc versus φs curve
shown in Fig. 5 over the entire accumulation bias. These
are weak accumulation (region 1), moderate accumulation
(region 2), and strong accumulation (region 3). Region 1 is
the region in which QM effect is negligible and Cacc versus
φs curve follows the semiclassical exponential relationship.
In region 2, Cacc deviates from exponential nature and be-
comes approximately linear. To introduce a unique definition of
region 3 (strong accumulation), we state that region 3 begins
when Nacc becomes greater than 1.5 × 1013 cm−3. The value
of φs or (Vg) at which Cacc deviates from linearity depends
strongly on φb and doping density. For lower value of φb
(Ta2O5, for example), Cacc may continue to be linear even
deep in strong accumulation. On the other hand, for higher
value of φb (SiO2, for example), sublinearity may onset for
a Nacc much lower than 1.5 × 1013 cm−3. Table II lists the
values of φs and Vg (relative to the flatband voltage VFB) at
the transitions between regions 1 and 2 and regions 2 and 3.
1368 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 53, NO. 6, JUNE 2006
TABLE II
φs AND Vg VALUES AT THE TRANSITIONS BETWEEN DIFFERENT REGIONS
IN ACCUMULATION FOR A NUMBER OF SIMULATED
Cacc VERSUS φs CHARACTERISTICS
The same three dielectrics as studied in Fig. 5 are chosen,
and two different doping densities with two different EOT are
considered. Al is the gate metal in these calculations. It is found
that the transition from one region to another depends primar-
ily on doping density. As doping density increases, moderate
accumulation region becomes narrower. However, at both dop-
ing densities, for both the high-κ dielectrics considered here,
Cacc is approximately linear for a significant portion of the
strong accumulation region as well. Table III lists the values
of φs and Vg−VFB at the transitions for the four experimental
C–V data presented in Fig. 2.
Cacc versus φs for all three regions can be accurately fitted
by a complicated Boltzmann-type curve. Inasmuch as regions 2
and 3 are mostly important for parameter extraction, these two
regions may be represented by the following equation:
Cacc = a1 − a2 exp(−a3φs) − a4 exp(−a5φs). (3)
Even (3) contains too many parameters for efficient and
accurate extraction of Cdi. To bypass this problem, we exploit
the fact that Cacc versus φs is approximately linear in region 2
(sometimes also in some portion of region 3). Thus, for these
regions, for both nMOS and pMOS devices, we write
Cacc = aacc + baccφs. (4)
We have shown in Fig. 2 that our model, which does not
consider interface traps, agrees well with experimental data in
moderate and strong accumulation. The mismatch at low bias
has been attributed to the presence of interface traps (Dit). We
therefore assume that the effect of Dit is negligible in moderate
and strong accumulation regions. This assumption is consistent
TABLE III
φs AND Vg VALUES AT THE TRANSITIONS BETWEEN DIFFERENT REGIONS
IN ACCUMULATION FOR THE FOUR EXPERIMENTAL C–V
CHARACTERISTICS SHOWN IN FIG. 2
with experimental observations for SiO2 and should also be
valid for high-κ dielectrics unless Dit is high in the energy
range deep inside the conduction and the valence bands. The
justification of this assumption from experimental data will be
given in the next section. A consequence of this assumption is
that Cit should be negligible in moderate and strong accumula-
tion regions. The total parallel capacitance Cp = Cacc + Cit in
moderate and strong accumulation is then approximately equal
to Cacc. Differentiating Cp with respect to Vg and using
dφs
dVg












Equation (5) may be derived from the definitions of Cg and
Cacc given in Section II-A. Noting that Cg is equal to the series











According to (7), a plot of |dCg/dVg|1/3 versus Cg in
accumulation region 2 (and sometimes also in some portion
of region 3) should give a straight line, whose intercept with
the Cg axis would yield Cdi. bacc, the slope of the Cp versus
φs curve in the linear region, depends on φb, among other
parameters. If the values of the other parameters are known,
in principle, information on φb can be obtained from extracted
bacc. Work in this direction is underway.
In MOS structures with very thin gate dielectrics, gate leak-
age current due to direct tunneling and other transport processes
distorts C–V characteristics for high gate voltage. Our Cdi
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Fig. 6. Extraction of Cdi using our proposed technique and the technique of
Kar [11], [12] from simulated C–V with Ta2O5 and SiO2 as gate dielectric
having nominal EOT = 1 nm.
extraction technique does not take into account this effect.
There exists a number of techniques ([21]–[23], for example)
to correct for the observed degradation. Our method should be
applicable to the corrected C–V curves. The direct tunneling
current is smaller in MOS structures with high-κ dielectrics
for a given EOT owing to a higher physical thickness of the
dielectric layer. Moreover, our extraction technique is applica-
ble in moderate accumulation where the gate voltage is smaller.
These two factors should make the proposed extraction tech-
nique less susceptible due to gate leakage current. Therefore,
the technique should remain valid as long as the gate leakage
current is not excessive.
B. Results
We first apply our technique to the simulated devices that
we have considered in Fig. 3. EOT of these devices is equal
to 1 nm, leading to a Cdi = 3.45 µF/cm2. No interface trap
states are considered. The technique of Kar [11], [12] is also
applied to these devices for comparison. The extraction curves
for the two techniques are shown in Fig. 6, and the extracted
Cdi values are tabulated in Table IV. We observe that the
extracted Cdi using our technique is nearly the same as the
nominal Cdi for the entire range of φb considered. On the other
hand, the minimum error in Kar’s technique is more than 10%,
and the error increases sharply with increasing φb. Because
Kar’s exponential approximation has a semiclassical origin, it
neglects QM effects. Consequently, Cdi is consistently under-
estimated, and EOT is overestimated as observed in Table IV.
Another observation worth noting in Fig. 6 and Table IV is
TABLE IV
EXTRACTED VALUES OF Cdi AND EOT USING OUR PROPOSED
TECHNIQUE, AS WELL AS THE TECHNIQUE OF KAR [11], [12],
FOR THE SIMULATED DEVICES AS DISCUSSED IN THE TEXT
TABLE V
COMPARISON OF NOMINAL AND EXTRACTED EOT FOR A NUMBER OF
SIMULATED C–V CHARACTERISTICS WITH Ta2O5 GATE DIELECTRIC
that the accuracy of our proposed technique suffers slightly
with increasing φb. This may be attributed to the fact that for
higher φb, the linear region in Cacc versus φs curve is shorter,
which makes accurate extraction of Cdi somewhat difficult.
However, as the error is small even for SiO2, and because high-
κ dielectric materials are usually characterized by lower values
of φb, this limitation of our extraction technique does not pose
any serious problem.
Next, we determine the error ∆EOT [∆EOT =
EOT(nominal) − EOT(extracted)] in extracting EOT using the
proposed method from a number of simulated C–V curves
for Ta2O5 gate dielectric with Al gate electrode. We have
considered two different doping densities and three different
nominal EOT. Table V gives the error made in extracting EOT.
∆EOT is found to be insignificant for each data. Even higher
doping density, which increases the gate voltage at the onset of
linearity, does not make accurate extraction of EOT difficult.
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Fig. 7. Extraction of Cdi from experimental data using our proposed tech-
nique and the technique of Kar [11], [12]. Here, i) TaN/(nitrided)ZrO2/IL/p-Si
[20], ii) Al/Y–O–Si/n-Si [19], and iii) Au/Hf6Si29O65/n+-Si [24].
Our proposed technique is also applied to a number of
experimental 1-MHz C–V data obtained from [19], [20], and
[24]. Extracted Cdi values are also compared with the val-
ues extracted by Kar’s technique. The extraction curves are
shown in Fig. 7 for three MOS structures, and results for
eight different MOS structures are summarized in Table VI.
Our extraction equation is found to yield straight lines in
the mentioned accumulation regions, as predicted, for each of
the eight dielectrics. The experimental results also verify that
Kar [11], [12] consistently underestimates Cdi.
Comparing our extracted EOT to that of [19], where a QM
model without considering wave function penetration effect is
used for EOT determination, it can be seen that our extracted
EOT is nearly the same as the value extracted in [19] for
n-Si substrate, but higher for p-Si substrate. Inasmuch as wave
function penetration effect is more severe for holes compared
with electrons [6], neglect of such penetration would have more
effect on EOT extraction for p-Si, thus underestimating EOT for
p-Si in [19]. This agreement between our extracted EOT and
that in [19] validates the accuracy of our proposed technique.
We also compare our extraction technique with another QM
technique that includes wave function penetration effect [25].
The compact QM C–V simulator of [25] has been developed
considering wave function penetration into only the SiO2 gate
dielectric. Two sets of experimental data, one for SiO2 gate
dielectric [26] and one for HfO2 gate dielectric [27], are consid-
ered. EOT extracted in [25], using the curve fitting approach, is
2.76 nm for SiO2 and 1.29 nm for HfO2. We have extracted
the EOT to be 2.74 nm for SiO2 and 1.36 nm for HfO2.
The agreement is excellent for SiO2 and reasonably good for
TABLE VI
EXTRACTED VALUES OF Cdi AND EOT USING OUR PROPOSED
TECHNIQUE, AS WELL AS THE TECHNIQUE OF KAR [11], [12],
FOR A NUMBER OF EXPERIMENTAL C–V DATA
HfO2. That the compact model [25] does not consider increased
wave function penetration in HfO2 relative to that in SiO2 is
reflected in the underestimation of EOT for HfO2 in [25]. This
comparison, on one hand, further establishes the validity of
our extraction technique and, on the other hand, demonstrates
the need for including wave function penetration effect in an
accurate manner.
Once Cdi is known for an experimental C–V curve, Cp
versus φs characteristics may be extracted in a straightforward
way. For a given point on the C–V curve, Cp is determined
from the fact that Cg is equal to the series combination of Cp




(1 − Cg(V ′)/Cdi) dV ′. (8)
Extracted Cp−φs characteristics from all four experimental
C–V data of Fig. 2 are presented in Fig. 8. Extraction has
been done with Cdi values determined using both the proposed
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Fig. 8. Extracted Cp versus φs curves from four experimental C–V charac-
teristics of Fig. 2. (a) Using Cdi values extracted using the proposed technique.
(b) Using Cdi values extracted using the technique of Kar [11], [12].
and Kar’s [11], [12] techniques. When our values of Cdi are
used, the shapes of the extracted curves are very similar to
our calculated Cacc−φs curves (Fig. 5), including the initial
exponential portion in weak accumulation and deviation from
linearity in strong accumulation for the Y–O–Si/p-Si device
[19]. This correspondence may be viewed as an experimental
verification of our model and extraction technique. The pres-
ence of the linear region in the extracted Cp also confirms our
assumption that Cit is indeed negligible in moderate and strong
accumulation. The extracted Cp−φs using Cdi determined by
Kar’s technique is found to be exponential, in agreement with
the assumption of Kar [11], [12]. This is not surprising because
the use of the “semiclassically” determined Cdi in extracting
Cp obviously recovers the semiclassical exponential curve Cp.
IV. CONCLUSION
We have presented a model for the accumulation gate ca-
pacitance of n- and pMOS structures with ultrathin high-κ
gate dielectrics. The self-consistent model incorporates QM
effects including wave function penetration. The accuracy of
the model has been verified by comparing its results to those
of another C–V simulator and to published experimental data.
Inclusion of wave function penetration effect is essential for
accurately simulating accumulation capacitance of high-κ gate
dielectric materials. The presented model has been used to
obtain a physically based relationship between Cacc and φs.
This relationship has been used to propose a simple technique to
extract Cdi from measured C–V data. The proposed technique
includes the strong QM effects on the MOS capacitance. The
accuracy of our technique is validated by applying it suc-
cessfully to different simulated and experimental C–V data.
Our technique is also compared with another Cdi extraction
technique available in the literature, and the improvements in
our method are demonstrated.
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